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ABSTRACT
Since VHDL is a DoD standard hardware description
language, it is widely used in the design of logic circuits at
different levels. VHDL can be used to do benavioral modeling
which is desirable in top-down system design. A costfunction
calculation in a graph partition algorithm is used here as an
example to test the VHDL design methodology. Subroutines or
statements in the software can be implemented into hardware if
the subroutines or the statements in that software are
suitably grouped. While the design of hardware is considered,
high density integration of circuits is also the primary goal.
Parts of an old design were condensed using programmable EPLDs
which were programmed by commercial software development
tools. The methodology of implementation goes from a register
transfer language description to data flow design and control
flow design. The costfunction calculation was successfully put
into 4 EP1800 chips and the design was simulated in VHDL. The
primary goal of integration was achieved at the expense of
speed. To support the total simulation several behavior models
were created. Results of the simulation revealed that the
adder circuit in the EP1800 can be further improved.
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There is strong interest of being able to detect signal
tracks in a lofargram in a noisy environment. A lofargram is
a two dimensional display of power spectrum with respect to
the time axis and the frequency axis of acoustic sources. A
marine vessel with Iidn-made noise will show up as tracks in
lofargram. One method of detection in a noisy lofargram is to
transform this signal detection problem to a graph partition
problem. Each pixel of the lofargram corresponds to the node
of a graph. The horizontal chaining of the pixel along the
time frame corresponds to the edges of the graph. The
constraints of track positions are correlated to the graph
precedence associated with the edges. The problem of finding
maximum signal-to-noise ratio tracks in a lofargram becomes a
problem of partitioning the graph which can result in minimum
cost [Ref. 1]. The costfunction is defined as:
Cfij=yoili- i
where r? is the averaged signal power along track i.
C,,, is the averaged noise between track i and track j.
y is a threshold constant that determines the false
alarm rate.
Cf j is the incremental cost of partitioning the graph with
the new track j given that the last partition of track j is
already accomplished. The original objective of achieving
maximal signal-to-noise ratio is changed to achieving minimum
cost of Cf1 °j. When track i is located at the right cut of the
graph, the cost of Cfi,1 will be minimized. The graph
partitioning algorithm by Jensen [Ref. 2] enumerates
all possible partitions of a graph and evaluates them
efficiently using a derived tree and the costfunction. All
possible partitions of a graph are enumerated in the structure
of a tree which is generated sequentially using an algorithm
described in detail by Jensen. Moreover, the solution of the
partitioning algorithm is optimal with respect to the
costfunction used. The problem of partitioning was formulated
as a dynamic programming problem which is an equivalent search
of the tree. The tree generated by this algorithm contains all
the information required to locate the optimum partition of
the graph. This is a dynamic programming approach to find a
global optimum solution.
An additive step costfunction for a set of nodes is
defined above so that the total cost is a sum of the
individual step costs. In effect, all possible pairs of
partitions are evaluated using an additive costfunction. The
aim is to determine the minimal cost over the space of ,
partitions of the graph. At the end, the total cost of a
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solution is given by the sum of the cost of all the individual
partitions.
The calculation of the step costfunction occurs frequently
in the algorithm and this calculation consumes a major portion
of the execution time. Wu, et al, of the Naval Research
Laboratory have designed a hardware board to calculate the
step costfunction. This hardware design is called "PARTITION".
The contribution of this research is the development of a
means to use the VHDL hardware description language to model
and simulate the functions of the existing circuit. The
circuit to be studied performs the mathematical calculation of
the COSTFUNCTION which is a subroutine in the graph
partitioning algorithm. The COSTFUNCTION calculation can be
performed in either a C language program or an implemented
logic circuit. The COSTFUNCTION circuit was separated from a
bigger graph partitioning algorithm written in C and
implemented in TTL, multiplier chip, and PAL chips. The
hardware of the graph partition algorithm is called the
PARTITION circuit. Parts of the circuit will be implementc- in
condensed form using several Erasable Programmable Logic
Devices (EPLD). In particular, the high density (2000 gates)
EPLD; i.e. EP1800 is used for this purpose.
B. VHDL HARDWARE DESCRIPTION LANGUAGE
VHDL stands for VHSIC Hardware Description Language. It is
a new hardware description language developed and standardized
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by the U.S. Department of Defense for documentation and
specification of CAD microelectronics design [Ref. 3].
The language was developed to address a number of recurrent
problems in the design cycles, exchange of design information
and documentation of digital hardware. VHDL is technology
independent and is not tied to a particular simulator or logic
value set. Also it does not force a design methodology on a
designer [Ref. 4]. Many existing hardware description
languages can operate at the logic and gate level.
Consequently, they are a low-level logic design simulators.
While VHDL is perfectly suited to this level of description,
it extends beyond this to higher behavioral levels.
The study here using VHDL to describe the costfunction
logic cilcuit revealed both the advantages and the
disadvantages of the simulated circuit as well as the
limitations of the procedure of density integration using
EPI800.
C. ALTERA ERASABLE PROGRAMMABLE LOGIC DEVICES
ALTERA development tools are available to program the
Erasable Programmable Logic Device (EPLD) [Ref. 5]. An
EPLD is a combination of CMOS devices and EPROM devices. The
family of EPLDs spans the range of density from 300 to over
2000 gates. The ALTERA CAD tool, A+PLUS, is used in this
research. As shown in Figure 1, the package allows mixed
format design entries; Boolean equations, state machine,
4
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Figure 1. A+PLUS Block Diagram
(adapted from ALTERA data book)
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netlist, and schematic capture. "Design Processing" performs
logic minimization, automatic device fitting, utilization
reporting, and creation of standard JEDEC programming files.
Device fitting is the PLD equivalent to an automatic place and
route capability. The ALTERA EPLD development tools are
installed on an IBM AT computer for this research.
By using the ALTERA development tools, part of the
PARTITION schematics design are translated into JEDEC files.
These JEDEC files will be read into the VHDL structural model
of the EP1800 to perform the programmed EPLD function.
D. COSTFUNCTION
Sonar lofargrams tend to be noisy and of low contrast. The
feature of interests is a line on a track. The track detection
problem is one of translating the image processing problem
into a graph such that the nodes of the graph correspond to
the pixels of the lofargram. Any cut through the graph
generates a track at a length as long as the number of time
lines in the graph.
The graph weights are derived from some pre-defined
measure such as display pixel intensity value, which is an
analogue of signal strength. Target tracks are manifested as
cuts through this graph. The optimal partitioning of the graph
can be based upon some objective criterion such as the signal-
to-noise ratio.
6
The costfunction is based roughly on signal-to-noise
ratio:
Cf i j= li j -,Ii
This is a weighted noise estimate less the signal
estimate. The track t, is modelled as being one pixel wide.
The signal estimate n is obtained by integrating the graph
weights along the track path ti. The noise estimate a,, is
determined from the mean weight of the nodes between t, and t.
-
The scaling constant y can be varied to change the detection
threshold.
The costfunction formula above can be mapped directly as
costfunction(ij)- table[i] -table[j] -acc[i]
size[i]-size[j]
if y = 1. The array table[] stores the accumulated pixel
intensity to the current track position and array size[]
stores the accumulated number of nodes to the current track.
The signal estimate for each track path is stored in array





icost = (int) (table[i] - table[j]);
icost /= (int) (size[i] - size[j]);
return (icost - (int) acc[i]);
In order to obtain the faster speed operation of this
subroutine, the above software is implemented in hardware. A
7
circuit of the costfunction, as shown in Figure 2, consists of
TTL ICs, PROMs, RAMs and PAL devices. Most PAL devices produce
control signals to manipulate the operations of the circuit in
coordinated complex timing sequences.
1. RTL description of the operations on PCB
The Register Transfer Language (RTL) description of
the costfunction circuit consists of 10 groups of register
transfers as shown in Figure 3. A group represented by
vertically linked indicates the concurrent transfer. When a
transfer is made into memory, the Memory Address Register
(MAR) is used. The transfer from the location in memory
identifed by the memory address register is specified with
square brackets. Each buffer register is associated with a
name REG. These registers usually consist of the D type
flip-flops.
2. Operations of the Costfunction Circuit
Initially, when a main program is executed (in IBM PC
or compatible) the computer communicates directly to the
costfunction Printed Circuit Board (PCB) in order to load
values of array ACC[i] and array TABLE[i] into ACC RAM
(IC37,35) and TABLE RAM (IC36,34) respectively in Figure 2.
The loading is performed in IC40 by decoding the PC address
bus into control signals. These control signals are
interpreted by IC08 to generate asynchronous control
sequences. After the control signals are established, the data
8
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Figure 3. RTL of the original Costfunction circuit
is transferred from the PC data bus into the ACC RAM and the
TABLE RAM, respectively, via IC33 and IC39. After loading is
completed, the costfunction PCB is ready to perform the
costfunc-1.ion subroutine as discussed above.
The basic operations of the costfunction circuit can
be described in RTL as shown in Figure 3.
When the subroutine is called, value i and j are
passed simultaneously through registers IC02,04 and IClI,19
and latched into IC01,03 and ICI0,18 respectively. This is
shown as the first RTL group in Figure 3. Then the value oi i
is latched through IC01,03 in order to go to the ACC RAM
(IC35,37), the TABLE RAM (IC36,34), and the SIZE PROM
(IC26,27) as an address shown in the second group of RTL in
Figure 3. The ACC RAM and the SIZE PROM are enabled first.
After ACCfi] is accessed and the value is passed from RAM via
adder circuit into the Y register and the accumulator of the
AM29510, the TABLE RAM is enabled to access the value at
TABLE[i] location. The outputs from memory devices are passed
through IC32,38 and IC20,13 without negation into the adder
circuits. After the registers of the adder is latched, the
output of the adder registers are TABLE[i] and SIZE[i]. This
is described in the fifth group of RTL in Figure 3.
Next, the value of j is passed in the same way as i to
access TABLE[j] and SIZE[j] as shown in the sixth group and
the seventh group of the RTL description in Figure 3. Then the
outputs from both memories are negated by the inverter PAL
(IC32,38 and IC20,13) and passed into the adder circuits. This
time each adder performs two's complement addition and the
results after the latching are the value of (TABLE(i]-
TABLE[j]) and (SIZE[i]-SIZE[j]) in IC23,24 and IC15,22.
The value of (SIZE[i]-SIZE[j]) is used to access the
PROM (IC16,17) to get the inverted value. Then the output from
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the PROM is gated into the X register of the multiplier (IC25)
by signal CLKX. At the same time, the value ;f (TABLE[i]-
TABLE[j]) is also gated into the Y register by signal CLKY.
This is shown as the ninth group of the RTL description in
Figure 3. The result of the multiplication is subtracted from
the previous value in the accumulator (ACC[i]), and the result
is stored back into the accumulator.
After the CLKP signal, the result of the costfunction
is available from AM29510 at the P register together with the
CFDONE signal and CFV signal from IC07 and IC08,
respectively.
E. OVERVIEW OF THE THESIS
This thesis is divided into five chapters. Chapter I gives
the introduction of the costfunction circuit, VHDL, and ALTERA
software package. Discussion of how the partition of the
costfunction circuit was made is discussed in Chapter II.
Chapter III includes VHDL behavior modeling of some specific
ICs in the circuit. Simulation of the total costfunction
circuit and results are discussed in Chapter IV and the
improvement of the design is also included. Finally, Chapter
V gives the conclusions and the suggestions of possible future
research.
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II. FUNCTIONS OF THE PARTITION CIRCUIT DESIGN
A. C PROGRAM TO RTL AND SCHEMATIC DIAGRAM
The costfunction calculates the signal to noise ratio of
each track partition between t, and t. and gives the result
back to the graph partition algorithm. The zostfunction
subroutine is written in C language. This subroutine is called
from the program PARTITION which performs the graph partition
algorithm. The program is shown in Figure 4.
In order to implement this subroutine in hardware, each
statement in the program must be considered carefully.
Normally, the internal hardware activities are consisted of
both the control flow and the data flow. The control flow can
be implemented easily if the data flow is well described in
the RTL. The RTL shows sequences of operations of each
functional modules at different time [Ref. 6]. A
simple block diagram of the costfunction hardware is shown in
Figure 5. This block diagram is more abstract than the
original circuit shown in Figure 2. It shows how the EPLDs are
used in the implementation. Data paths are implemented
according to this partition. The modules of the block diagram,
their names, and their function are as follows:
" CHIP4i: This is an input buffer for value i.














fcr-( J=O; j<i; j4++
status=TRUE;




c = costfunction( i, j + cost[j);
if( (costri]) >= c
ccstfi) C=
optli) = j





return( iccst - (int) acc~iJ);
Figure 4. Program PARTIT.C
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• ACC RAM memory: This memory is used to store values of the
array ACC.
Figure 5. Simple block diagram of the costfunction
* TABLE RAM memory: This memory is used to store values of
the array TABLE
* SIZE PROM memory: This memory contains the constant values
of array SIZE. The memory chips chosen here are
Programmable Read Only Memory (PROM).
CHIP3: This is an EPI800 device which is programmed to
pass the value of ACCi] and also perform TABLE[i] -
TABLE[j] operation. There is an internal output register.
• CHIP1: This is an EP1800 device which is programmed to
perform SIZE[i] - SIZE[j] operation. This chip also has
an internal output register.
" l/SIZE PROM memory. This is a PROM memory which contains
the inversion of the input tralue from CHIP1.
" AM29510: This module has the responsibility for doing the
multiplication needed in the algorithm. It will multiply,
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then add or subtract the value to or form the accumulator.
There are three registers internal to the system, two
input registers (X,Y) and one output register (P).
Once the data path is decided for the basic algorithm, the
RTL can be written as shown in Figure 6. Once the RTL is
completed, a state diagram associated with the control flow
can be identified. It's obvious that this state diagram can be
used to implement an appropriate controller directly.
B. RTL DESCRIPTION FOR THE REDESIGNED COSTFUNCTION PCB
The original costfunction circuit in Figure 2 is
previously described in the block diagram of Figure 5. This
diagram breaks the circuit into several blocks. The redesigned
costfunction circuit will implement some of these blocks in
EPLDs.
The RTL in Figure 6 represents the operations of the
redesigned costfunction circuit using EPLD. The RTL
description identifies the appropriate calculations as well as
the possible parallelism of the events. The system waits for
the value of i and j to be loaded into the input buffer
registers, at this point in time the data processing begins.
The value of i from CHIP4i register is loaded as an address
into the ACC RAM, the TABLE RAM, and the SIZE PROM
concurrently as shown in step two in Figure 6. Then the CHIP3
register is loaded with ACC[i] from the ACC RAM in step three.
The next step is to transfer the content of the CHIP3 register
17













CHIP3_-REG - TABLE_RAM[MAR]------> CHIP3_REG
CHIPi PEG - SIZE_RAM[MAR] I---- > CHIPiREG
CHIPi REG------> 1/SIZE PROMMAR
1/SIZEPROM[MAR]------> AM29510_-X_-REG
CHIP3 PEG '----> AM29510_YREG
o CHIP3_REG-
o -- > CHIPiREG
AM29510_XREG AM29510_YREG
-AM29510_PREG------> AM29510_PPEG
AM29510 P_REG '--> OUTPUT
Figure 6. RTL of the EPLD implementation of the
costfunction
to the Y register and simultaneously clear the CHIP3 register
and the CHIPi register. The value of Y register is also
transferred to the P rpniqter in stpr f-iir. At the next step
the CHIP3 register and the CHIPi register are loaded with
TABLEti] and SIZEfji] from the TABLE RAM and the SIZE PROM
respectively. The next group of transfers, step six, provide
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the value of j from CHIP4j as an address into the TABLE RAM
and the SIZE PROM. Then, the values of TABLE[j] and SIZE[j]
are subtracted from the previous TABLE[i] and SIZE[i], and the
result are placed into their registers as shown in step seven.
Next, in step eight, the value from CHIP1 register is loaded
into the l/SIZE PROM as an address. In step nine, the value
from the 1/SIZE PROM is loaded into X register. At the same
time, the value from the CHIP3 register is also loaded into
the Y register. At this point, the CHIP3 register and the
CHIP1 register are also cleared. The final calculation is then
done, and the result is transferred to the P register as well
as the output port.
C. FROM RTL DESCRIPTION TO STATE DIAGRAM
The state diagram, as shown in Figure 7 represents a
control section that can manipulate the control signals in
such a way that the simultaneity specified in the RTL is
maintained. The RTL description shows the sequence of register
transfer operations. In each step of operation, some events
can occur concurrently. Therefore, the control signals
generated in each step of the state machine can be identified
as follows:
* State 0 accepts value of i and j. The ENABLEH signal is
asserted high so that the i is transferred to the ACC RAM,
the TABLE RAM, and the SIZE PROM as addresses. The
















STATE 5 LATCH H
RAM/MAC_H














Figure 7. State diagram of costfunction
• State 1 is a wait state which allows a delay for the
memory to be accessed. The WAIT H signal is asserted from
the "Buried" state bit inside the EP1800. This bit is used
to insert the wait states to satisfy the setup time
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requirement between the memory address valid and the
accumulator latches.
* State 2 asserts the LATCH signal which causes the ACC[i]
to be placed into the CHIP3 register. The control status
register of AM29510 are also loaded in this state by
asserting the CLKX signal.
* State 3 causes three things to happen. The CLKY signal is
asserted to transfer the ACC[i] from the CHIP3 register
into the Y register of AM29510. The value goes to the P
register which is the accumulator of AM29510 as well. The
CLEAR signal is also asserted to clear the registers of
CHIP3 and CHIP1. At the same time, the RAM/MAC signal is
asserted to enable the accessing of the TABLE RAM. This
signal also set the two's complement input mode and
accumulator mode of the AM29510. The RAM/MACH signal is
maintained until the end of state 8.
" State 4 is also a wait state which allows the delay for
the TABLE[i] and SIZE[i] in RAM and PROM to be accessed.
" State 5 asserts the LATCH signal to place TABLE[i] and
Size[i] into the CHIP3 register and the CHIP1 register.
The ENABLE is not asserted which causes the j to be
addressed into the TABLE RAM and the SIZE PROM.
• State 6 is also a wait state for memory accessing. In this
state the INV signal is asserted high to get the two's
complement value of -TABLE[j] and -SIZE[j] respectively.
" State 7 asserts the LATCH signal in order to place the
TABLE[i] - TABLE[j] and the SIZE[i] - SIZE[j] into the
CHIP3 register and the CHIP1 register. The value in CHIP1
register causes the accessing of the 1/SIZE PROM memory.
" State 8 causes two things to happen. The CLK X and CLK Y
are asserted to load the values from the CHIP3 register
and the 1/SIZE PROM into the X register and the Y
register. The CLEAR signal is also asserted to clear the
CHIP3 register and the CHIP1 register afterwards.
" State 9 is a wait state for the internal calculation
inside the AM29510 multiplier.
" State 10 causes the result to be filled into the output
register by asserting the CLKY signal. The CFDONE is
also asserted to indicate the valid value is available at
the output port.
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D. BACKGROUND OF THE EP1800 STRUCTURE
The EP1800 is an erasable, user-configurable LSI device
that has 2100 equivalent gates logic [Ref. 7].
Externally, the EP1800 provides 16 dedicated inputs, 4 of
which may be used as system clock inputs. There are 48 I/O
pins which may be individually configured for input, output,
or bidirectional data flow as shown in Figure 8. Internally,
the EP1800 architecture consists of a series of macrocells.
Logics are implemented within these cells. Each macrocell
contains 3 basic elements: a logic array, a selectable
register element, and a tri-state I/O buffer.
The EP1800 is partitioned into four identical quadrants.
Each quadrant contains 12 macrocells. Input signals into
macrocells can come from the EP1800 internal bus. Macrocell
outputs may drive the external pins as well as the internal
buses.
Sixteen )f the 48 macrocells offer increased speed
performance through the logic array. These "Enhance
Macrocells" can be used for critical combinatorial logic with
short delay paths. There are 4 enhanced macrocells for each
quadrant.
Another kind of macrocell provides dual functions. These
"Global macrocells" allow implementation of buried logic
functions and, at the same time, serving as dedicated input
pins. The global macrocells have the same timing
characteristics as the general macrocells.
22
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A structural model of the EP1800 in VHDL is written by a
previous thesis student [Ref. 83. This model will be
used in this research.
E. IMPLEMENTATION OF THE FUNCTION A = A + B
In order to implement this algebraic function in one chip,
a full adder circuit and a register must be combined together.
Since the current VHDL model of the EP1800 can only represent
D type flip-flop registers, the selection of D-FF in the
ALTERA design tools is mandatory. A register is necessary to
store the value of the previous state (value of A). Then this
stored value is fed back to one input of the adder to be added
with another input (value of B). The result of the addition
can latched into the D-FF register after the rising edge of
the clock signal.
By using Schematic Entry in ALTERA software, a 1-bit full
adder is built from the ALTERA primitives. ALTERA also has an
output primitive which has both a register and a feedback pin.
This is called a RORF primitive. The circuit of a 1-bit full
adder with RORF is shown in Figure 9. The CLR signal is used
to reset the output of the register to zero. As an example,
the operation of countup can be done using this adder in the
flow chart shown in Figure 10. Initially an input of 1 is set






Figure 9. 1-bit full adder with register
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CL
Figure 10. Simple countup flowchart
This circuit of Figure 9 has 4 input signals with
initialized value to ground (logic Low). There are 2 outputs
SUM and CARRY in the circuit. Every input signal or output
signal is assigned a stub number to facilitate the upper level
design in ALTERA environment. This circuit of 1-bit full adder
with register is put into a library of macrofunctions for
later use in upper hierarchy designs.
A 4-bit full adder with register can be built by using the
previous macrofunction of 1-bit full adder. Each
macrofunctions is connected sequentially as shown in Figure
11. Between each adjacent macrofunction there is an ALTERA
primitive called NOCF. This primitive is used to break the
product terms of the carry out of the 1-bit macrofunction from
that of the other bit so that they are implemented into two
different EP1800 macrocells. Otherwise, the ALTERA system will
give an error message of "too many p-terms for a single
macrocell". Input stubs and output stubs also have the
26
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initialized value of logic low. The stub number are also shown
accordingly. This 4-bit circuit is also put into the
macrofunction library.
Finally, a 16-bit full adder with register can be created
by using the macrofunctions of the 4-bit adder. The same NOCF
primitives are also used to break up the total p-term as
mention before. The circuit diagram is shown in Figure 12. In
this circuit, the XOR gates are used to complement the input
value. The INV signal control this operation. Since the CLR
signal in the original design is low activated, an inverter
primitive is used to accomplish the active high requirement.
A LATCH signal needs to have a clock buffer primitive because
this will cause the ALTERA Design Fitter to use a programmable
clock pin. Otherwise, an externally connected LATCH signal to
the clock pin of the module will be used. Consequently, the
LATCH input pin can be reduced from 4 to 1. The clock buffer
primitives a13o impose a longer delay time between the latch
input and the clock input of the D-FF. This can ease the setup
time requirement for the flip flop and ensure that the D-FF
will not be latched before the arrival of the actual data.
F. IMPLEMENTATI'ON OF THE FUNCTION TABLE[i] - TABLE[j]
This function can be performed in hardware by using the
circuit module from the previous section and additional
control signals from a controller. The sequence of operation















Figure 2. 16-it ful adderwith-rgister-----3
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" Clear D-FF by the CLR signal. This will cause A = 0.
* Set B = TABLE[i]. After the LATCH signal, it will cause
A = TABLE[i].
* Set B = -TABLE[j]. By using the INV signal to get the
two's complement of -TABLE~j]. The LATCH signal will cause
A = TABLE[i] - TABLE[j].
The original circuit for this function is shown in Figure
13 which is extracted from the original costfunction design in
Figure 2. As mentioned before, using the macrofunction of 4-
bit full adder with register, an equivalent circuit is created
and shown in Figure 12. This circuit can be integrated into
one EP1800 chip in the ALTERA design system. This EPLD device
is called CHIP3. The pin assignment for this chip is shown in
Figure 14.
The integration of this circuit causes all data paths
between the ICs in Figure 13 to be inside one EP1800. This
results in reduced space and power consumption. The
propagation time is also reduced. Normally, in the original
circuit the propagation time is about 150 ns. The tailored
EP1800 chip can produce results with a maximum propagation
time of 75 ns. The propagation time of the CHIP3 really
depends on how ALTERA system assigns the logic expressions to
the macrocells. Different implementation of the adder circuits
may result in a different propagation time.
Since the gate delay of the original design has no effect
in the EPLD implementation, the delay has to be measured from
30
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Figure 14. CHIP3 pin assignment
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the EPl800 timing model. One disadvantage of using the ALTERA
system to configure the macrocell is that the ALTERA system
can't guarantee the propagation delay of each output pin to be
equal. The reason is due to the different timing of different
type of macrocells. For instance, the adder circuit for bit
Y10 is assigned to a global macrocell while the adder circuit
for bit Y5 is assigned to a local macrocell. This may result
in different delay of Y10 and Y5. However, in the worst case
when the carry from the least significant bit has to propagate
to the most significant bit, the LATCH signal has to wait
until the outputs from each adders become stable. After that
it is finally possible to gate the result into the registers.
The implementation of this circuit into one EPl800 uses
about 90 percent of the total gates of t chip. The idle part
of this EPLD may be used to implement another circuit if the
remaining number of I/O pins and macrocells are adequate.
However, this may cause interference among the assigned pins
to the extend that benefit is not usually worth of the
trouble.
Signals used in CHIP3 are the following
" Input data sirtnals: P0 to P15.
• Output data signals: YO to Y15.
• INV signal. This signal comes from the control and is used
to generate the two's complement of the input data.
" CLR signal. This active low signal is used to clear the
output register to zero.
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* LATCH signal is a control signal for gating output into
the register when the output data become available.
The data from the ACC RAM can also be passed through the
CHIP3 to the Y register of the multiplier. This sequence of
operations can be shown as follows :
" Assert CLR signal. This causes Y = 0.
* P = ACC[i].
* Assert LATCH signal. This cause Y = ACC[i].
G. IMPLEMENTATION OF THE FUNCTION SIZE[i] - SIZE[j]
This function is originally performed by a circuit in
Figure 15. A new circuit is created by using the ALTERA
primitives and macrofunctions which is equivalent to the
original circuit. This circuit in Figure 16 can be integrated
into one EPI800, called CHIP1. Pin assignment of the
programmed EP1800 is shown in Figure 17. The control sequence
for this operation is the same as those of the previous
control operations. The only difference is that this function
has only 10 bits input and 12 bits output. That is why the INV
signal is connected to the 2 most significant input bits of
the adder so that the two's complement of -SIZE[j] for a
12-bit adder will be performed.
The input data, Q (10 bits), comes from the PROM (IC26,27
of Figure 2), and the output data, U, goes into the address







Figure 15. Circuit of SIZE[i) -SIZE[j]
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control signals of CHIP1 and CHIP3 are produced from the
costfunction state machine, which will be discussed later.
The implementation of this circuit into one EP1800 uses
only 20 percent of the total gates. The remaining pins and
macrocells may be used to implement other portions of the
original design.
H. INPUT BUFFER CIRCUITS
The input buffers accept the values of i and j. The buffer
circuits of i and j are shown in Figure 18 and Figure 19
respectively. Two types of TTL IC's used in this circuit are
74ALS574 (octal D-FF) and 74ALS541 (octal line driver).
The implementation of these circuits is created by using
the ALTERA primitives. These primitives performs the same
function as the TTL IC's above. The circuit is shown in Figure
20. The ALTERA Design System converts this circuit into a
JEDEC design file which is programmed into one EP1800 chip.
The programmed EP1800 chip for i and j is called CHIP4i and
CHIP4j respectively. The pin assignment of this EPLD is shown
in Figure 21.
The register of each buffer store 16-bit values of i or j.
Thirteen least significant bits are passed from this register
to the output. These bits are combine with RAM/MAC signal to
create a 14-hit output (MOO to M13). Since values of i and j
will be output onto the same bus, the control signals ENI and
ENJ will ensure that both values will not be placed on the bus
38
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at the same time. Bit Ml3 (in Figure 2) of the output bus
distinguish the accessing between the ACC RAM and the TABLE
I. CONTROL AND PC-INTERFACE
The costfunction circuit performs the calculation by
issuing a sequence of control signals. These control signals
are generated according to the state in Figure 2 by IC7. There
are a total of 11 states to complete the calculation for each
i and j. The state diagram is shown in Figure 7 and its
corresponding RTL is shown in, Figure 6. A state triggered by
the Pxternal clock signal will transit to the next state. This
clock signal also determines the speed of the costfunction
calculation. Initially, the costfunction circuit communicates
with the PC-BUS to load the data into the ACC RAM and the
TABLE RAM. These can be done via the address decoder (IC40)
and the PC-INTERFACE circuit (IC33,39) of Figure 2.
By using the utilities in the ALTERA system, these 2
functions can be combined and implemented into one EPI800.
Boolean equations of these two functions are entered in a
format of the ALTERA Design File (ADF). This file is shown in
Appendix A. The ALTERA Design System converts this file into
a JEDEC file which is then used to program the EP1800
hardware.
In the VHDL modeling, a JEDEC file is read into the EP1800
model to tailor the programmed function. From the results of
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the simulation, it was shown that the function of the state
machine alone can be operated with a clock speed of 20 MHZ. In
actual opeiation, th- state machine in the circuit has to wait
for the delay of data path elements such as the memory access
for the ACC[i], and the TABLE[i], etc. Therefore, the clock
speed in the costfunction simulation is slower than is
possible with the controller.
The implementation uses 40 percent of the macrocells of
one EP1800. The remaining macrocells are reserved for the
function of the asynchronous interface module (IC08) whereas
the information of the module is not currently available. The
rest of the chip may include COUNTER16 (IC09) and PC-DATA bus
(IC33,39) if there are enough pins and macrocells available.
The ALTERA system also provides the state table entry
instead of the Boolean equation entry. The states of
costfunction can be accepted in a format of the State Machine
File (SMF) wiich is created in a text editor. The SMF is
converted to ADF by the ALTERA state machine converter. The
ADF of the state machine can be merged to the ADF of the PC-
interface to produce an ADF of the combined functions. From
our experience, more ADF functions can be merged as long as
there are enough I/O pins and macrocells available in an
EPI800. The ALTERA Design System determines the pins and the
macrocells availability. The final result is a JEDEC file
which will be used to program the EPLD chip.
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The pin assignment of the programmed EPl800 is shown in
Figure 22. Signals for state machine are mapped as follows:
" SO connects to the CLRREQ signal which is an active low
signal.
* S1 connects to the ENABLE signal which is determined by
the asynchronous chip to enable the ENi signal or the ENj
signal.
" S2 connects to the LATCH signal which is an active high
signal.
" S3 connects to the INV signal which is also an active high
signal.
* 34 connects to the RAM/MAC signal. The ACC RAM is accessed
when the RAM/MAC signal is asserted low otherwise the
TABLE RAM is accessed.
* S5 connects to the CLKY signal which is asserted high.
" S6 connects to the CLKX signal which is also asserted
high.
" S7 connects to the CFDONE which is asserted high.
In this chapter a number of circuits of the costfunction
are integrated into high density EP1800 chips. The procedures
and rationing of partition in the design are discussed. In the
next chapter some behavior models used in the final simulation
will be discussed.
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III. SOME VHDL BEHAVIOR MODELS
A. VHDL BEHAVIOR MODELING
The modeling in VHDL can be performed either in behavioral
level or in structural level. A behavioral model can be
defined as the functional interpretation of a particular
system. A structural model contains conceptual partitions
which decompose the model into functionally related sections.
A structural description of a piece of hardware is a
description of what its subcomponents are and how the
subcomponents are connected to each other. It is an important
characteristic of the VHDL that a designer can mix behavioral
and structural descriptions at any level [Ref. 91.
This ability to mix description modes offers the designer
several advantages. First, the refinement from behavior to
structure need not proceed at the same rate for all portions
of the design. Therefore, at some stage a design may contain
both an abstract behavioral description for unrefined portions
and a structural breakdown for portions whose refinement is
known. Second, it is not necessary for a designer to simulate
everything at a low level design. The portions of the design
that have already been verified at a low structural level can
be replaced with behavioral versions for incorporation into
larger simulations [Ref. 10].
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In this section, two VHDL source codes are written as the
behavior models of 2 components which are the PROM (IC16,17)
and the AM29510 (IC25) in Figure 2. Since the functions of
these two components are known, it is easy to write a VHDL
code that accepts inputs and produces outputs with the
characteristic delays for each component. At this point in
time, it is not necessary for the VHDL code to implement the
exact hardware architecture of the components. Initially, only
simulation of the functionality of the components are
concerned.
To implement the VHDL behavior model, a standard logic
package from the VANTAGE SYSTEM is used. The VANTAGE SYSTEM is
a VHDL support environment. This package includes some
functions that can be utilized to convert the binary value
into the integer value.
B. 1/SIZE PROM MODELING
The function of this memory circuit, as shown in Figure
23, is to accept a value which is a value of SIZEri] - SIZE[j]
from the CHIP1. This value represents a fixed point number of
a fr-action. For example, an input value of 25 is interpreted
as 0.25 and the output will be 1/0.25 = 4. The PROM also
han(ies a negative number represented in two's complement
form.
To implement the function of this PROM in a VHDL behavior
model, first the logic input data is converted to an integer
48
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Figure 23. 1/SIZE PROM circuit
value by the subroutine f_logic to int2c [Ref. 11].
This integer value is then transformed into a fixed point
number. By taking the inverse of this fixed point number, the
result is obtained. This result is still in the from of an
integer number and is converted to a logic value of 16 bits
output by the subroutine fint_to-logic2c. Since this PROM
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handles the inversion of both the positive and the negative
values, the VHDL code have to handle two's complement numbers
for both input and output. The access time of this PROM is
also modeled as 100 ns. The coding of this model is shown in
Appendix B.
C. AM29510 MODELING
AM29510 is a high-speed 16x16 bit multiplier/accumulator
(MAC) chip. Figure 24 shown the block diagram of this IC. The
X and Y input registers can accept 16-bit inputs in either the
two's complement or the unsigned magnitude formats. An
additional register stores the Two's Complement (TC), Round
(RND), Accumulator (ACC), and Substraction/Addition (SUB/ADD)
control bits. This register is clocked whenever the X and Y
input registers are clocked. The 35-bit accumulator/output
register contains the full 32-bit multiplier output which is
sign extended or zero-filled based on the TC control bit. The
accumulator can also be preloaded from an external source
through the bi-directional P port. The operation of the
accumulator is controlled by the signals ACC, SUB/ADD, and
PREL. Each of the input registers and the utput register has
independent clocks.
In the VHDL behavior model of the AM29510, some details
of this IC are disregarded. For example, the ROUNDING function
and the separation of output bits are not simulated. The main











the initial simulation of the operations of the costfunction.
The program, accepts two 16-bit inputs and produces one 16-bit
output. In the model studied here only the necessary control
signals are implemented. This excludes RND, and PREL signals.
The LEM/OEM, LEX/OEX, and LEL/OEL signals are combined into
one LE/OE signal. The model is divided into two portions. The
first portion handles the timing characteristic of the
AM29510. The second portion handles the functions of the
multiplication and the accumulation. Appendix C includes the
VHDL coding of the Ap129510.
D. SUMMARY
The behavioral modeling done in this research offers the
capability to simulate the initial function requirements of
the costfunction circuit. An important fact for each model is
that the result is reasonable within the specified delay. The
behavioral model that is effi ent can help a fast simulation
in high-level design. At the time when the structure models
are created, the behavioral models can be replaced by the
structural models directly. The simulation of a behavioral
description is usually less time consuming than a structural
description. But, a structural model may provide a more
accurate description of the actual hardware operations in a
chip. Therefore, both the behavior model and the structure
model have advantages and disadvantages in applications.
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IV. VHDL SIMULATION AND ANALYSIS
A. THE SIMULATION OF COMBINED CIRCUIT
In this chapter, implementation of the circuits in the
previous chapter are combined and simulated in VHDL. The
observation is concentrated on the operations of CHIP3, CHIP1,
1/SIZE PROM, and AM29510 by invoking control signals from the
CONTROL chip. A VHDL testbench program is created for the
testing [Ref. 12], which is in Appendix D. This
program includes all the partition circuit components. There
is a process to handle the values supplied from RAM to CHIP3
and CHIP1. The program uses the EP1800 structural model, as
developed by a previous NPS thesis student. At the simulation
time, each EP1800 is personalized by reading a particular
JEDEC file for its designed functions. There are 3 JEDEC files
to be read for CHIP3, CHIP1, and CONTROL modules respectively.
Names are also assigned to each EP1800 pin corresponding to
the pin mapping report file from the ALTERA system.
When the simulation starts, the necessary signals and
variables are assigned to their initial values. Then, the
PCCLR signal is asserted in order to reset the state machine
to state 0. The present state is changed to the next state
after the rising edge of the CLK signal. The final state is
state 9. In this state, the result is obtained at the output
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of the AM29510 together with the CFDONE signal. The result is
available correctly up to 90 nanoseconds after the rising edge
of the CFDONE signal. The simulation result is shown in
Appendix E. The testing values for the simulation is as
follows
Binary Decimal
TABLE[i] = 0000000000001111; 15
TABLE[j] = 0000000000000001; 1
SIZE[i] = 000000001111 ; 15
SIZE[j] = 000000000001 1
ACC[i] = 0000000000000010; 2
The result of COSTFUNCTION[i,j] = 0000000001100000, which is
translated to 96. The actual result should be 98.
Since the content of the 1/SIZE PROM is not available to
us at the present time, a simple mathematical inversion was
assumed. The VHDL PROM implementation uses integer
calculations internally. This should cause a slight difference
between the VHDL simulated result and the anticipated PROM
result. However, the simulation produces a close enough result
to the hardware implementation.
B. TIMING DELAY ANALYSIS
The timing characteristics of each EP1800 depends on how
the EPLD is programmed. Although, the EP1800 does not have
individual gate delay timing, there still are delays
associated with the macrocell, the feedback path, as well as
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the I/O control section. In order to operate the circuit
correctly, the state machine (CONTROL) must produce each state
control signal at the appropriate time after the longest delay
of the data path in EPLDs elapses. In the simulation, the
measurement of CHIP3 and CHIP1 is made. The longest delay time
from input to output is 1200 nanoseconds.
Most of the delay occurs in CHIP3 and CHIP1. These two
EPLDs implement the circuit of the 16 bits and the 12 bits
full adder with registers. The worst case delay is caused by
the ripple carry propagation from the least significant bit to
the most significant bit. The EP1800 has 3 types of macrocell
which has difference delay characteristics. Since different
bit in the full adder may be programmed into difference type
of macrocell, this result in the different delay in the output
bits. The CONTROL has to ensure that the output signal is
stable and then latch the result and change the state.
C. CIRCUIT SPEED ANALYSIS
In this simulation, the clock speed for the state machine
is varied experimentally. A suitable clock period is 300
nanoseconds. Compared to the original design with a clock rate
of 25 nanoseconds, this implementation is considerably slower.
This is a trade off in the design for high integration.
However, the board space, as well as power consumption, was
reduced. The design can also be changed by re-programming the
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EPLD. The EPLD can also be replaced by a faster version of the
EPLD in the future.
D. IMPROVEMENT 4
There are several ways that can improve the efficiency of
the integrated implementation. One is to redesign the adder
circuit. A carry-look-ahead adder circuit may be desirable and
can be easily designed. Another way is to use the idle
macrocells and logic for more integration. The added
integration may include some functions from the upper level
circuitry. The efficiency can also be improved if the EPLD pin
assignment can be manually arranged so that the delay between
macrocells is minimum. However, the side effect is
inconvenience ind time consuming. The simulation time of the
testbench takes almost 4 hours to complete. For the full
implementation of the costfunction PCB, the simulation time
may take 6 to 8 hours. It is expected that in a faster
computer system the simulation time can be greatly reduced.
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V. CONCLUSIONS
A. CONCLUSIONS AND FUTURE RESEARCH
In this research, a software costfunction routine is
converted into a Register Transfer Language (RTL) description.
This RTL description can be used to design the hardware. The
original costfunction circuit in TTL logic is also redesigned
to achieve a high integration using EPl800s. The integration
is based on the partition of the costfunction circuit into
several modules, each of which corresponds to a statement in
the costfunction software. A VHDL structural model of EP1800
is used to simulate the function modules of CHIP3, CHIP1,
CONTROL, CHIP4i, and CHIP4j. An ALTERA JEDEC file is read into
the model to personalize the functions. The PROMs and the
AM29510 are also described by their behavior models in VHDL in
the final simulation experiment.
The total simulation for the major operation of the
costfunction circuit is done at the end. The result is
slightly different from the anticipated value due to the
integer calculation in the 1/SIZE PROM VHDL model. This can be
improved if more information for this PROM can be obtained.
The speed of the redesigned costfunction circuit is its main
drawback due to the long delay of the EPLDs. The total
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simulation turn-around time on a Micro VAX is also
discouraging.
For future research, it is desirable to simulate the
remaining part of the original design, including the pipeline
and sequence generator. After that, the graph partition
hardware is the final target for the total simulation. Since
there are many unused macrocells left in the revised
costfunction circuit, these can be used to integrate higher
level functions. It is also hoped that the future technology
of EPLD can provide a reduced delay time for the device. At
that time, the simulation of this revised design will produce
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APPENDIX A - CONTROL AND PC INTERFACE
MING IMVIDHAYA









ADE , ADR8 ,ADR7 ,ADR6 ,ADR5, ADR4 ,ADR3 ,ADR2 ,ADR1, ADRO,
/IOR,/IOW, AEN,/QIN















S2p, S2 = RORF(S2c, CLOCK,GND,GND,VCC)
Sip, Si = RORF(Slc, CLOCK,GND,GND,VCC)
SOp, SO = RORF(SOc, CLOCK,GND,GND,VCC)
ADR9 =INP(ADR9)
ADR8 = INP(ADR8)
ADR7 = INP(ADR7) nADR7 = NOT(ADR7)
ADRG = IDNP(ADR6) nADR6 = NOT(ADR6)
ADR5 =INP(ADR5) nADR5 = NOT(ADR5)
ADR4 = INP(ADR4) nADR4 = NOT(ADR4)
ADR3 = INP(ADR3) nADR3 = NOT(ADR3)
ADR2 = INP(ADR2) nADR2 = NOT(ADR2)
ADRi = INP(ADRi)
ADRO = INP(ADRO) nADRO = NOT(ADRO)
nIOR = INP(/IOR) IOR = NOT(nIOR)
nIOW = INP(/IOW) IOW = NOT(nIOW)
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AEN = INP(AEN) nAEN =NOT(AEN)
nQIN = INP(/QIN) QIN = NOT(nQIN)
QOUTEc= AND(IOR,nAEN,ADR9,ADR8,nADR7,iADR6,
nADR5, nADR4 ,nADR3 ,nADR2 ,ADRI, nADRO)
QOUTE =CONF(QOUTEc,VCC)
/X304 =CQNF(nX3O4c,ADR9) nX3O4c =NOT(X304)
/X306 =CONF(nX3Q6c,ADR9) nX3O6c =NOT(X306)
/X308 =CONF(nX3O8c,ADR9) nX3O8c =NOT(X308)
/X3OA =CONF(nX3OAc,ADR9) nX3OAc =NOT(X3OA)
/X300 =CONF(nX300c,ADR9) nX300c =NOT(X300)
/QOUT =CONF(nQOUTc,QOUTEc) nQOUTc = NOT(QOUT)
EQUATIONS:
S8c = /PCCLR*/S8*/S7*/S6*/S5*/S4*/S3*/S2*Si*SO +
/PCCLR*/SC*/S7*/S6*S5ZI4, JL.J '*/S2*Sl*/SO +
/PCCLR*/S8*/S7*/S6*/S5*S4*/S3*S2*/S1*SO;
S7c = /PCCLR*/S8*/S7*/S6*/S5*/S4*/S3*/S2*/Si*/SO;
S6c = /PCCLR*S8*/S7*/S6*/S5*/S4*/S3*/S2*Si*SO +
/PCCLR*/S8*/S7*/SG*/S5*S4*S3*S2*/Si*SO;
S5c = /PCCLR*/S8*/S7*S6*/S5*/S4*/S3*S2*S1*SO +
/PCCLR*/S8*/S7*/S6*/S5*S4*S3*S2*/S1*SO +
/PCCLR*/S8*/S7*/S6*/S5*/S4*/S3 */S2*/S1*/SO;







S2c = /PCCLR*S8*/S7*/S6*/S5*/S3*/S2*Sl*SO +
/PCCLR*S8*/S7*/S6*/S5*S4*S3*/S2*/S1*SO;














/ADR3 */ADR2 */ADR1 */ADRO;
X304 = IOW*/AEN*ADR9*ADR8*/ADR7*/ADR6*/ADR5*/ADR4*
/ADR3*ADR2*/ADR1*/ADRO;
X3 06 = IOW*/AEN*ADR9 *ADR8 */ADR7 */ADR6 */ADR5 */ADR4 *
/ADR3*ADR2*ADR1*/ADRO;
X308 = IOW*/AEN*ADR9*ADR8*/ADR7*/ADR6*/ADR5*/ADR4*















PORT (xO,xl, x2 ,x3 ,x4 ,x5,x6, x7,
x8,x9,xlO,xll,x12,xl3,x14,x15 :IN tri-state;
yO,yl,y2,y3,y4,y5,y6,y7,
y8,y9,ylO,yll,y12,y13,y14,y15 :OUT tri state);
END sizepron;
ARCHITECTURE full OF sizeprom IS
CONSTANT tac :TIME :=100 ns;
SIGNAJ, xx0,xxl,xx2,xx3,xx4,xx5,xx6,xx7,
xx8 ,xx9 ,xxlO ,xxii, xxl2 ,xxl3 ,xxl4 ,xxl5,
yyO,yyl,yy2 ,yy3 ,yy4 ,yy5,yy6,yy7,
yy8,yy9,yylO,yyll,yyl2,yyl3,yyl4,yyl5 t wiogic;
BEGIN
__ input delay processing
xx0 <= f -ttl(tri_to-tstate(xO)) AFTER tac;
xxi <= f -ttl(tri_to-tstate(xl)) AFTER tac;
xx2 <= f -ttl(tri_to-tstate(x2)) AFTER tac;
xx3 <= f ttl(tri_to-tstate(x3)) AFTER tac;
xx4 <= f ttl(tri_to-tstate(x4)) AFTER tac;
xx5 <= f ttl(tri_to-tstate(x5)) AFTER tac;
xx6 <= f ttl(tri_to-tstate(x6)) AFTER tac;
xx7 <= f ttl(tri_to -tstate(x7)) AFTER tac;
xx8 <= f ttl(tri_to-tstate(x8)) AFTER tac;
xx9 <= f ttl(tri_to -tstate(x9)) AFTER tac;
xxlO <= f ttl(tri-to tstate(xlO)) AFTER tac;
xx11 <= f_ttl(tri -to tstate(xll)) AFTER tac;
xxl2 <= f-ttl(tri to tstate(x12)) AFTER tac;
xxl3 <= f_ttl(tri-to tstate(x13)) AFTER tac;
xxl4 <= fttl(tri-totstate(x14)) AFTER tac;
xxl5 <= fttl(tri-to-tstate(x15)) AFTER tac;
-- operation
PROCESS (xx0,xxl, xx2 ,xx3 ,xx4 ,xx5, xx6 ,xx7,
xx8 ,xx9 ,xxlo ,xxii, xxl2 ,xxl3 ,xxl4 ,xxl5)
VARIABLE state :t_logarray(l TO 16);
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VARIABLE x :integer 0;
VARIABLE xr: real 0.0;
VARIABLE y :integer 0;
VARIABLE p :integer 0;
VARIABLE unknown boolean true;
BEGIN



















WHILE xr > 1.0 LOOP
xr :=xr*0.1;
END LOOP;





IF NOT unknown THEN
f -intl-tologic2c(x,state,ttl);
END IF;
-- assign values to output signals








yy6 <= state (10);























yo <= tstate to -tri(fstate(yyO));
y2 <= tstate to tri(fstate(yy2));
y2 <= tstate to tri(fstate(yy3));
y3 <= tstate to tri(fstate(yy4));
y4 <= tstate to tri(fstate(yy5));
y6 <= tstate to tri(fstate(yy6));
y6 <= tstate to tri(fstate(yy7));
y7 <= tstate to tri(fstate(yy8));
y8 <= tstate to tri(fstate(yy9));
y9O <= tstate to tri(fstate(yyl));
yJ10 <= tstate to tri(fstate(yyll));
y11 <= tstate to tri(fstate(yyl2));
y12 <= tstate to tri(fstate(yyl3));
Y13 <= tstate to tri(fstate(yyl4));
y14 <= tstate to tri(fstate(yyl5));
END full;
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PORT (xO,xl, x2 ,x3 ,x4 ,x5, x6 ,x7,
x8, x9, xlO, xli ,xl2, x13 ,xl4 , x5,
yo ,yi, y2 ,y3 ,y4 ,y5, y6, y7,
y , y9 ,ylO ,yll , y12,yl3 ,y14, y15,
tc, acc, sub add, lecoe,
clkx,clky,clkp :IN tri state;
pi ,p17, p18,p19, p20, p21,p22 ,p23 ,
p24,p25,p26,p27,p28,p29,p30,p31:OUTtri state);
END AM2951l;
ARCHITECTURE full OF AM29510 IS
CONSTANT tma :TIME:=50 ns;
CONSTANT ts :TIME:=0 ns; --25
CONSTANT th :TIME:=0 ns;--5
CONSTANT tsprel :TIME:=25 ns;
CONSTANT thprel :TIME:=0 ns;
CONSTANT tpwh :TIME:=20 ris;
CONSTANT twpl :TIME:=20 ns;
CONSTANT tpdp :TIME:=40 ns;
CONSTANT tpdy :TIME:=40 ns;
CON4STANIT tphz :TIME:=35 ns;
CONSTANT tplz :TIME:=35 ns;
CONSTANT tp-zh :TIME:=40 ns;
CONSTANT tpzl :TIME:=40 ns;
UuNSTAN9 thcl :TIME:=0 ns;
COM PONENT mnultiplier_-16_-bit
PORT' (xO,xl, x2 ,x3 ,x4 ,x5,x6, x7,
x8 ,x9 ,xlO,xli, x12, x13 , x14 ,x5,
yO ,yl ,y2 ,y3 ,y4 ,y5 ,y6, y7,
y , y9 ,ylO ,yll ,y12 , y13,y14,y15,
tc,acc,sub 
-add,le_oe,








signal xxO,xxl, xx2 ,xx3 ,xx4 ,xx5, xx6, xx7,









PORT MAP (xxO,xxl, xx2 ,xx3 ,xx4 ,xx5, xx6, xx7,
xx8 ,xx9 ,xxlO,xxli, xxl2 ,xxl3 ,xxl4 ,xxl5,
yyO,yyl,yy2,yy3,yy4,yy5,yy6,yy7,




-- input delay processing
tol <= f ttl(tri to tstate(tc));
acci <= f-ttl(tri to tstate(acc));
sub-addi <= f-ttl(tri-to-tstate(sub add));
le -oel <= fttl(tri to tstate(leoe));
clkxl <= f ttl(tri -to tstate(clkx));
clkyl <= f_ttl(tri -to tstate(clky));
clkpl <= f_ttl(tri-to-tstate(clkp));
xxO <= f -ttl(trito tstate(xO));
xxl <= f -ttl(trito tstate(xl));
xx2 <= f -ttl(trito tstate(x2));
xx4 <= f -ttl(trito tstate(x4));
xx5 <= f -ttl(trito tstate(x5));
xx5 <= f -ttl(tri_to tstate(x6));
xx6 <= f -ttl(trito tstate(x8));
xx9 <= f -ttl(tri~to -tstate(x9));
xxll <= f ttl(trito -tstate(xl));
xxl2 <= f ttl(tri~to -tstate(x1));




yyo <= f_ttl(tri -to -tstate(yO));
yy2 <= f_ttl(tri to-tstate(y2));
yy3 <= fttl(tri totstate(y3));
yy4 <= f-ttl(trito_tstate(y4));
yy5 <= f ttl(tri -to -tstate(y5));
yy6 <= f ttl(tri-to-tstate(y6));
yy7 <= f ttl(tri-to-tstate(y7));
yy8 <= f ttl(tri totstate(y8));
yy9 <= f ttl(tri to-tstate(y9));
yylO <= f ttl(tri-to-tstate(yl));
yyll <= f ttl(tri -to -tstate(yll));
yyl2 <= f ttl(tri-to-tstate(y12));
yyl3 <= f ttl(tri-to-tstate(y13));
yyl4 <= t ttl(tri -to -tstate(y14));
yyl5 <= f ttl(tri-to-tstate(y15));
piG5 <= ftstettrifstate(pl)) ATRtm;pp
p17 <= tstate -to -tri(fstate(pp17)) AFTER tma+tpdp;
p17 <= tstate-to-tri(fstate(pplB)) AFTER tma+tpdp;
p18 <= tstate-to-tri(fstate(ppl9)) AFTER tma+tpdp;
p20 <= tstate to tri(f state(pp2O)) AFTER tma+tpdp;
p21 <= tstate to tri(fstate(pp2l)) AFTER tma+tpdp;
p22 < tstate to tri(fstate(pp22)) AFTER tma+tpdp;
p22 <= tstate to tri(fstate(pp23)) AFTER tma+tpdp;
p23; <= tstate to tri(fstate(pp24)) AFTER tma+tpdp;
p2. <= tstate to tri(fstate(pp25)) AFTER tma+tpdp;
p26 <= tstate to tri(fstate(pp26)) AFTER tma+tpdp;
p26 <= tstate to tri(fstate(pp27)) AFTER tma+tpdp;
p27 <= tstate to tri(fstate(pp28)) AFTER tma+tpdp;
p29 <= tstate to tri(fstate(pp29)) AFTER tma+tpdp;
p29 <= tstate to tri(fstate(ppJO)) AFTER tma+tpdp;








PORT (xO, xl, x2 ,x3 ,x4 ,x5,x6, x7,
x8,x9,.xlO,xll,x12,x13,xl4,x15,




clkx,clky,clkp :IN t wiogic;
pl6,pl7,pl8,pl9,p20,p21,p22,p23,
p24,p25,p26,p27,p28,p29,p30,p31 OUT t-wiogic);
END multiplier 16 bit;




VARIABLE state :t -logarray(l TO 16);
VARIABLE x :integer 0;
VARIABLE y :integer 0;
VARIABLE p :integer 0;
VARIABLE accr,tcr,sub -add -r t_wlogic;
VARIABLE unknownx,unknowny boolean true;
BEGI N






















































ELSIF (NOT unkriownx) AND (NOT unknowny) THEN
IF (accr = Fl) THEN
IF (sub -add r =Fl) THEN
p x *y -;
ELSE
p p + x Y*
END IF;
ELSE -- accr =FO














sub -add r :=sub-add;
END IF;
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-- assign values to output signals
IF f -rising edge(clkp) THEN







































APPENDIX D - COSTFUNCTION TESTEENCH
--COSTFUNCDFFCLKINV_-CHIP3_CHIPiCONTROL&ASSIGNPINCHIP4.VHD
-- Costfunction test benchi program
-CHIP3 and CHIPi are full 16/12 bit adder with register and
-also has feedback to adder input.
-They are the programmed EPl800.
-CONTROL is an programmed EP1800 for state machine
-and pc interface.
-NOW connect CONTROL SIGNALS & PCINTERFACE






architecture portion of costtuncshu is
component EP1800







pin_23, pin_24 ,pin_25, pin_26, pin_27 'pin_-28,








for all :eplBOO use entity EPl800LIB.eplBOO (structural)
component AM29510
port (xO,xl, x2 ,x3 ,x4 ,x5,x6, x7,




clkx,clky,clkp :IN tri state:='0';
pl6,p17,p18,pl9,p20,p2 , p22,p23,
p24 ,p25, p26, p27 ,p28, p29,




for all :AM29510 use entity WORK.AM29510(FULL);
component SIZEPROM
port (xO ,xl, x2 ,x3 ,x4 ,x5,x6, x7,
x8,x9,xlO,xll,xl2,x13,x14,x15 :IN tri-state:='0';
y0,yl,y2,y3,y4,y5,y6,y7,
y8,y9,ylO,yll,y12,y13,y14,yl5 : OUT tri-state:='0');
end component;
-configuration specification
for all : sizeprom use entity WORK.SIZEPROM(FULL);
signal INVl,CLR_-REQ_-L1,LATCH1 :tri-state;
signal CLK :tri -state := '0';
signal PCCLR_-Ll :tri state :11';
signal X3OO_L,QOUTL, C EIL,X304 4L,X306_L,
X308 IL,X3OA_L,AEN,IOR_L,IOW_L :tri -state;
signal RAN MAC, PIPE,CLKX,CLKY,CF_-DONE :tri-state;
signal ENABLE,ENi_L,ENj_L :tri -state;
signal A: tri-vector(0 to 9) := 0000000001";
signal S: tri vector(0 to 8) := 000000000";
signal T: tri vector(0 to 15):= "10000000000000000";
signal Y: tri vector(0 to 15):= "10000000000000000";
signal Q: tri vector(0 to 9) := "10000000000";
signal U: tri vector(0 to 11):= "1000000000000";
signal V: tri vector(0 to 15):= "10000000000000000";
signal P: tri vector(0 to 15):= "10000000000000000";
signal M: tri vector(0 to 13):= "100000000000000";
signal INi: tri vector(l to 16) :="0000000000000000";
signal INj: tri vector(1 to 16) :="0000000000000000";
signal Qi: tri vector(0 to 15):= "10000000000000000";
signal 0j: tri vector(0 to 15):= "10000000000000000";
signal gnd: tri state := 0';
signal vcc: tri state :11';
signal eval : boolean :=false;
begin
-use named association interface list.
-associated lists are according to
































pin3 O=>gnd, pin_31=>gnd, pin_32=>gnd,
pin_33=>gnd,
pin_34=>gnd,pin_36=>gnd,pin37=>gnd,pin38=>gnd,












(pin_2=>gnd, pin_3=>gnd, pin_4=>gnd, pin_5=>gnd,



























port map(U(0) ,U(1) ,U(2) ,U(3) ,U(4) ,U(5) ,U(6) ,U(7),
U(8),U(9),U(10),U(11),gnd,gnd,gnd,gnd,
V(0) ,V(1) ,V(2) ,V(3) ,V(4) ,V(5) ,V(6) ,V(7),









RAM _MAC,RAM_MAC,vcc,vcc, CLKX, CLKY, CLKY,





CLK <= bit -to Itri(NOT tri-to-bit(CLK)) AFTER 300 ns;
PCCLRLi <= '1',
'0' AFTER 10 ns,
'1l AFTER 310 ns;
process (ENABLE, INV1, RAM_MAC)
begin
if ENABLE='1' theni
if RAM MAC=10' then
T <= qF-0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0qi; -- ACC~i]
else
T <= "11111000000000000"; - TABLE[i]





T <= "11000000000000000"; -- TABLE~j]




CLR_-REQ -Li <= S(0);
ENABLE <= S(1);
ENiL <= bit-to-tri(NOT tri-tobit(ENABLE));
ENjL <= ENABLE;
LATCH1 <= S(2);
IN17i <= S(3) ;
RAM _MAC <= S(4);
CLKY <= S(5);
CLKX <= S(6);
-- PIPE <= S7
CFDONE <= S7
eval <= true AFTER 15 us;
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